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Abstract— A study of high-performance power electronics and 
their associated high efficiency cooling system is proposed in this 
work. The purpose of the research is to find, design, study and op-
timize high-efficiency power electronics cooling system for a hy-
brid propulsion aircraft. The purpose is to find the most perform-
ing and efficient cooling system to allow power electronic convert-
ers to operate with the highest performances possible. After a 
study focused on the most suitable solutions, a passive capillary 
pumped system was retained because of its performances and en-
ergetic efficiency. Here, a study of this particular system is pre-
sented. The Capillary Pumped Loop for Integrated Power 
(CPLIP) or CPLTA (Capillary Pumped Loop for Terrestrial Ap-
plications) is introduced: numerical and experimental results are 
proposed to show the performances of this loop. It will be also 
shown that the loop is able to ensure the temperature requirements 
for power modules. After an introduction on this kind of cooling 
system and its working principles, the loop behavior will be exper-
imentally studied while a finite volume solver will be used to obtain 
3D temperature map of power converter modules. Other than the 
capability to ensure the temperature controllability, it will be 
shown how this loop is able to ensure and go beyond the required 
power coefficient to allow these systems to fly.  
Keywords—Power electronics, cooling, temperature, capillary 
pumped loop, hybrid aircraft 
I. INTRODUCTION
The subject of the present research is part of the European 
project Cleansky2. It is managed by HASTECS consortium 
(Hybrid Aircraft Academic reSearch on Thermal and Electrical 
Components and Systems). Five different teams work on the 
project, each one with a different task. Power electronics and 
power electronics cooling teams (WP2 and WP4, respectively) 
collaborate to research, design and optimize highly integrated 
power electronic systems and their associated high-efficiency 
cooling system to be used for the hybrid propulsion aircraft of 
2035. For the research, two different targets have been imposed 
to allow these systems to fly. The first objective, referred to the 
year 2025, is to design and optimize power electronics and their 
associated cooling system with the purpose to obtain an overall 
power coefficient of 15 kW·kg−1. A power coefficient of 
25 kW·kg−1 has to be reached for 2035. 
Power electronics, multilevel converters are more and more 
used for high-power medium-voltage applications. Actually, 
this is the best option to reduce converters’ weight while main-
taining a high efficiency. However, adapted control strategy and 
semiconductors should be used with, to reduce power losses due 
to high switching frequencies. 
The increasing power and the miniaturization of electronic 
components make the classical cooling solutions inadequate to 
evacuate the thermal load generated by chips. It is thus neces-
sary to find and use more efficient and easy-to-integrate solu-
tions. During the latest twenty years, many researchers worked 
on the issue: different technologies have been continuously 
compared and studied to find the most performing one, as re-
ported by Agostini et al. in 2007 [1]. Energetic efficiency and 
thermal performances, unfortunately, do not always go in the 
same direction. In fact, most of the best nowadays performing 
technologies are able to ensure the adequate cooling with high 
heat transfer coefficients. On the contrary, these solutions 
sometimes require very high pumping power (e.g. mini or mi-
crochannels, porous media and metal foams [1]). The higher the 
pumping power, the lower the power coefficient. In general, the 
choice of a cooling technology depends on efficiency and per-
formance requirements. New kinds of technologies have been 
used since the latest thirty years in space applications [2], e.g. 
satellite data transmission equipment cooling: heat pipes, Ca-
pillary Pumped Loop (CPL) and Loop Heat Pipes (LHP). The 
main advantages of these systems are passivity, adaptability and 
efficiency [3]. Since a few years they have been also used for 
power electronics cooling in terrestrial applications [4], e.g. 


The thermal model circuit will include two thermal resistors: 
ܴ௧௛ೕ೎ and ܴ௧௛೎೓ (see Fig. 8), in which the thermal flow is caused 
by the losses of each component. The temperatures of the dif-
ferent points in the switch package can be determined using (5), 
(6) and (7):
்ܶ௥௔௡௦௜௦௧௢௥ ൌ ௟ܲ௢௦௦௘௦ܴ௧௛ೕ೎் ൅ ௖ܶ௔௦௘ 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Where ܴ௧௛ೕ೎ is the junction to case thermal resistance, for 
transistor and diode respectively (T and D); ܴ௧௛೎೓ is the case to 
heatsink thermal resistance and ܴ௧௛೓ೌ is the heatsink to ambient 
thermal resistance (all resistances are expressed in  ൉ ିଵሻ.  
The case of the chips package is directly connected to the 
ambient, corresponding to the imposed reservoir temperature 
(see sec. IV) in this particular study case. So the heatsink to am-
bient thermal resistance (ܴ௧௛೓ೌ) is forced to zero. The assembly 
is cooled down by the CPLIP’s evaporator, as it will be better 
explained in the following, whose specifications are modeled 
using the experimental evaporator-to-reservoir thermal con-
ductance [9], in order to fix the case temperature to the ambient 
(70°C in our example). 
B. CPLIP working and theoretical principles
Theoretical thermodynamic cycle and operating principle of
the CPLIP have been deeply explained in previous works [8-
10,16,17]. High simplicity characterizes the Capillary Pumped 
Loop for Integrated Power. The primary circuit is composed by 
an evaporator (or more in parallel as in the case of this study), 
a vapor line, a condenser (oversized to ensure the necessary 
subcooling), a liquid line and a reservoir (see Fig. 9). Here, a 
quick and simplified explanation is reported to focus the atten-
tion on the thermodynamic states of interest: evaporator wall 
temperature (where power electronics modules are installed), 
secondary side temperatures (where heat is definitively evacu-
ated) and reservoir temperature (also called ambient tempera-
ture, see Fig. 9), used to fix the operating pressure and temper-
ature level of the whole system. 
In the diagram reported in Fig. 10, with reference to the loop 
scheme of Fig. 9, the theoretical thermodynamic cycle is re-
ported.  
Fig. 8. Equivalent thermal model of an IGBT component with antiparallel di-
ode [15]. 
Starting from point V, corresponding to the saturation evap-
orating conditions in the porous wick, the vapor flows in the 
evaporator grooves where, subject to viscous pressure losses, it 
is superheated (point Vi). In the vapor lines, the vapor is slightly 
cooled (heat losses to the ambient) until the inlet of the conden-
ser: condition VO. In the condenser, vapor is cooled until satu-
ration state at condensation front C. Then, the liquid is sub-
cooled until point li (the point C corresponds to the condensa-
tion front). The slight pressure increase, between the states C 
and li, is due to a difference of height, so to gravity force, be-
tween the condenser inlet and outlet respectively (almost 10 cm 
in this case). From the outlet of the condenser, subcooled liquid 
flows through the liquid line (supposed to be well insulated) to 
the reservoir inlet (point lO). In the liquid line, the liquid is ob-
viously subjected to viscous losses and gravity pressure drop 
due to the difference of height between the condenser outlet and 
the reservoir inlet. The liquid leaves the reservoir, slightly 
heated, in the condition RE, corresponding to the liquid condi-
tion in the lower part of the reservoir. Flowing through the res-
ervoir-evaporator tube, the liquid enters the evaporator (condi-
tion Ei). The liquid that flows in the porous wick is subjected to 
a pressure drop. Here it is heated, until condition EO is reached: 
evaporation temperature in the wick. In the evaporator, capil-
lary forces take place and compensate for all pressure drops in 
the loop between EO and V. 
Calculating the total amount of pressure drop in the loop, cor-
responding to the pressure difference between the states E0 and 
V (see Fig. 10), it is possible to calculate the vaporization tem-
perature TV, corresponding to the saturation pressure PV. 
Fig. 9. CPLIP concept scheme [8, 10, 17]. 
Fig. 10. Theoretical CPLIP thermodynamic cycle [8,12]. 
The pressure difference that the capillary wick is able to pro-
vide, allows the fluid to flow in the loop and is equivalent to the 
accumulated pressure drop in the whole loop (until the capillary 
limit ΔPc):  
'Pc= 6 'Ptot= PV - PE0 
A more accurate explanation of working principle and the 
method to calculate the value of the evaporation temperature in 
the wick, with good approximation in steady state conditions, is 
reported in [9]. 
III. PROBLEM SPECIFICATIONS
From a thermal point of view, the cooling system has to be 
able to limit the temperature of electronic components and to 
ensure a constant operating temperature during the entire mis-
sion of the aircraft. Otherwise, climb and descent stages can 
represent a detrimental condition for the power electronics life-
time. In fact, ground and flight altitude temperature conditions 
are much different. A temperature difference of about 40 K ex-
ists between these two conditions. The cooling system has to be 
also able to ensure the highest thermal performances possible, 
in terms of heat transfer coefficient, and the adequate tempera-
ture on the base of the power modules. To respect the targets of 
2025 and 2035, the system has to be characterized by the lowest 
mass possible to increase the power to mass ratio (power coef-
ficient) and to respect the energy-efficiency-condition: the sys-
tem has to be able to absorb the lowest amount of energy to 
operate. Moreover, from a thermodynamic point of view, the 
lowest the irreversibility, due to the presence of mobile parts 
and valves in the circuit, the highest the thermodynamic effi-
ciency. 
As a function of the chosen electronic topology, a heat 
power up to 18 kW has to be evacuated with the lowest encum-
ber possible. In this study, it will be considered that the power 
electronics and its adjoined cooling system are installed in the 
nacelle. 
IV. COOLING SYSTEM DESIGN AND OPTIMISATION
A. Preliminary analysis
The choice of the design point is a critical issue. This influ-
ences the mass of the cooling system and so the power coeffi-
cient. An analysis based on the amount of energy to be evacu-
ated from electronic components during the entire mission pro-
file is thus necessary. Observing the electronic losses mission 
profile as a function of time (Fig. 11 reports as an example the 
thermal losses for an NPC-DPWMMAX configuration; there, 
for confidentiality issues the thermal losses are reported as the 
ratio Q/Qmax, where Qmax is higher than 15 kW), five different 
stages can be identified. Each stage of the mission profile is re-
lated to a different behavior of electronic components and so to 
a different amount of thermal energy to be evacuated: taxi out 
(I), take-off and climb (II), cruise (III), descent and landing 
(IV), taxi in (V). During stage I, IV and V, the quantity of ther-
mal energy to be evacuated is lower than the energy to be evac-
uated during the take-off or cruise stages (II and III respec-
tively). The design point choice is so impacted by these two 
flight phases. In particular, at the beginning of stage II, a power 
peak (red circle in Fig. 11), which is very limited in time (abo- 
Fig. 11. Example of total thermal losses as a function of time (NPC-
DPWMMAX configuration). 
ut 1.5 min) is noticeable. During the cruise stage, the thermal 
losses are almost one-half of the power peak value. A cooling 
system design based on the power peak value can lead to a large 
over-sizing of the cooling system, while an under-sizing is evi-
dent if the cruise stage is chosen to fix the design point. In this 
last case a coupling with a different technology should be con-
sidered to damp the lack of not treated energy but reducing the 
power coefficient. The point corresponding to thermal losses at 
the end of the take-off stage is chosen as trade-off for the design 
point. Loop thermal and hydraulic inertia will be used to damp 
the thermal power peak at the beginning of stage II. In table II, 
a synthesis of the amounts of energy is reported for the take-off 
(II) and cruise (III), according to the electronic topology.
There, the ratios of energy to be evacuated during those stages 
and the quantity of neglected energy are also reported. Moreo-
ver, it can be observed that the energy evacuated during stage 
II is between 44 and 45% of that of stage III, whatever the elec-
tronic topology. Moreover, one can observe that the neglected 
amount of energy, for the specified design points, is lower than 
3% of the energy to be evacuated during stage II. 
In the following, it will be experimentally shown that the 
thermal and hydraulic inertia of the loop can be used to damp 
the energy lack (Eneglected).  
B. Loop design
During the optimization process of the CPLIP, particular atten-
tion was paid to the condenser: the heaviest component in the 
whole cooling system. In this particular application it is as-
sumed that the condenser is installed in the nacelle, where a sec-
ondary air flow (external air) is always available when power 
converters operate. 
TABLE II.  Thermal energy ratios during take-off and cruise. 
Power electronics 
topology 
EII 
(MJ) 
EIII 
(MJ) EII/EIII Eneglected 
FC_DPWMMAX 16.20 36.12 44.85% 2.23% 
FC_PWM 19.42 44.10 44.03% 1.99% 
NPC_DPWMMAX 16.86 38.22 44.11% 1.56% 
NPC_PWM 18.75 42.00 44.63% 1.86% 


of the thermal-power-load until cruise stage (III) begins. Here, 
all temperature values are stabilized. The loop operates in 
steady-state conditions. During this stage, because of a pressure 
difference between the evaporator inlet and outlet [17], a tem-
perature difference in correspondence of the evaporator wall, 
and so in correspondence of the electronic modules base can be 
observed (red, orange and yellow curves). On the same diagram 
(Fig. 17), the value of the junction temperature, obtained by the 
numerical model described in sec. II, has been superimposed 
(red dotted line). The electronic numerical model uses the evap-
orator conductance curves [9]. The model tends to slightly over-
estimate the temperature values. This could be due to a “shift” 
between the wall and wick temperature. Otherwise, during the 
cruise stage (steady-state) the junction temperature prediction 
agrees with a difference lower than 10%. It can be also noticed 
that the temperature values are much lower than the admissible 
value, even during the harsh transient stage.  
V. CONCLUSION
In this work, a high efficient and high performing cooling 
system for power electronic modules, for hybrid propulsion air-
craft, has been presented with the purpose to find a solution to 
cool them in the most efficient way and to allow them to operate 
as close as possible to their limit by not caring about thermal 
issues. The problem to solve is not only related to thermal 
power to evacuate (up to18 kW) and the high heat flux densi-
ties, but also to system mass and encumber. In fact, very high 
specific power values have to be reached to allow this system 
to be used in aeronautical field. After a discussion on the strat-
egies to reduce power electronics thermal losses, the associated 
cooling system has been introduced with a quick explanation of 
its theoretical and working principle. A preliminary analysis 
was presented to explain how its design point was chosen. A 
three-parallel-evaporator capillary pumped loop was chosen to 
be used in this application because of its lower volume encum-
ber. The coupling of power electronics technology and its ad-
joined cooling solution is able to ensure a power coefficient 
(19 kW·kg−1) higher than the required for the Cleansky-
HASTECS project target 2025 (15 kW·kg−1). More studies 
have to be done to reach the target of 2035, but the results are 
absolutely encouraging. Using experimentally obtained con-
ductance values as boundary condition in 3D-finite-volume-
simulations, it was obtained that despite the very high heat flux 
densities, up to 242 W·cm-2, the junction temperature never 
cross over the maximal admissible value suggested by construc-
tor. Experimental results showed that, in a real application case, 
CPLIP behaves well ensuring the base and, consequently, the 
junction temperature requirements. 
Further studies are required to refine the results. The impact 
of the condenser and the transport line lengths on the dynamic 
of the loop have to be more accurately studied. It was also ob-
served that this kind of loop has the capacity to “adapt” its be-
havior and evacuate the required thermal power even in the case 
of slight under-sizing and in presence of sudden and violent heat 
power increases (see take-off stage: II). Pushing it until its lim-
its, higher power coefficient than those presented in this work 
can be reached to go over the requirements of 2035. The CPLIP 
is able to ensure the temperature requirements with very high 
power to mass ratios. 
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